PAT-NO: JP358016350A

DOCUMENT-IDENTIFIER: JP 58016350 A

TITLE: MEMORY EXTENSION SUBSTITUTING SYSTEM

PUBN-DATE: January 31, 1983

INVENTOR-INFORMATION:
NAME
TAKAHASHI, CHIKAYOSHI

ASSIGNEE-INFORMATION:

NAME	COUNTRY
TOSHIBA CORP	N/A

APPL-NO: JP56113499

APPL-DATE: July 22, 1981

INT-CL (IPC): G06F009/22, G06F011/20 , G06F013/00 , G11C029/00

US-CL-CURRENT: 370/476

ABSTRACT:

PURPOSE: To facilitate a patch to the bug of an ROM, by reading the
instruction of a register that compares a specific address of the ROM

with a
registered address when said specific address is registered and designated and
then holds the substitution instruction when the coincidence is obtained in the
above-mentioned comparison.

CONSTITUTION: The specific address of an instruction having an bug of an
ROM1 storing a microprogram is registered to an address comparator 4. The
substitution instruction of an instruction having an bug is stored in a register part 5. When the microprogram is executed, the address information is
delivered from a microaddress control part 2 and fed to the comparator 4 and
the ROM1. The instruction of the address is read out of the ROM1 and stored to
a microinstruction register 6. The registered address is compared with the
input address at the circuit 4, and a substitution indicating signal 9 is supplied to an instruction selecting circuit 7 when the coincidence is obtained
in the comparison. At the same time, a substitution instruction is read out of
the part 5 and fed to the circuit 7. The circuit 7 selects the substitution
instruction from the part 5 by the signal 9 and supplies it to an instruction
deciding control circuit 8. Thus an instruction having a bug of the ROM1 is
substituted.